

IEEE 1000BASE-T1 EMC Test Specification for Transceivers

Version 2.1



Author & Company	Dr. Bernd Körber, FTZ Zwickau
Title	1000BASE-T1 EMC Measurement Specification for Transceivers
Version	2.1
Date	June 20, 2020
Status	Final
Restriction Level	Public

Version Control of Document

This EMC measurement specification shall be used as a standardized common scale for EMC evaluation of 1000BASE-T1 transceivers in automotive applications.

Version	Author	Description	Date
0.1	B. Körber	Initial version	12/13/16
0.2	B. Körber	<ul style="list-style-type: none"> – Disclaimer updated – ESD test cases added – Editorial changes 	03/20/17
0.3	B. Körber	Editorial changes	05/24/17
0.4	B. Körber	<ul style="list-style-type: none"> – Restriction level changes from “Open internal only” to “OPEN Technical Members Only” – Dates and/or revision of revered standards removed – Description for function status class C added (was unwanted skipped in former version) – Definition of coupling network and limits for powered ESD tests changed – Figures for examples of test boards removed (because of mission public documentation at this time) – Editorial changes 	08/14/17
0.5	B. Körber	– Editorial changes	09/26/17
1.0	B. Körber	Shift to final version	12/13/17
1.0 rev.	B. Körber	Adaptations to IEC 62228-5 draft version <ul style="list-style-type: none"> – Test setup for powered ESD tests 	12/30/18
1.0 rev.2	B. Körber	Editorial changes	02/07/19
1.0 rev.3	B. Körber	<ul style="list-style-type: none"> – Definition of optimized BIN changed – Description of test setup unpowered ESD changed (no technical change) 	03/12/19
1.0 rev.4	B. Körber	– Limits for RF emission and RF immunity changed	08/27/19
2.0	B. Körber	Shift to final version	02/24/20
2.0 rev.	B. Körber	– 150 Emission limit class IV modified	05/20/20
2.1	B. Körber	Shift to final version	06/20/20

Restriction level history of Document

Version	Restriction Level	Description	Date
0.1	OPEN Internal Only		12/13/16
0.2	OPEN Internal Only		03/20/17
0.3	OPEN Internal Only		05/24/17
0.4	OPEN Technical Members Only		08/14/17
0.5	OPEN Technical Members Only		09/26/17
1.0	Public		12/13/17
1.0 rev.	OPEN Technical Members only		12/30/18
1.0 rev.2	OPEN Technical Members only		02/07/19
1.0 rev.3	OPEN Technical Members only		03/12/19
1.0 rev.4	OPEN Technical Members only		08/27/19
2.0	Public		02/24/20
2.0 rev.	OPEN Technical Members only		05/20/20
2.1	Public		06/20/20

Copyright Notice and Disclaimer

OPEN Alliance members whose contributions were incorporated in the OPEN Specification (the “Contributing Members”) own the copyrights in the OPEN Specification, and permit the use of this OPEN Specification, including the copying and distribution of unmodified copies thereof, for informational purposes only. Such permission relates only to the OPEN Specification and does not include a specification published elsewhere and referred to in the OPEN Specification.

The receipt of an OPEN Specification shall not operate as an assignment or license under any patent, industrial design, trademark, or other rights as may subsist in or be contained in or reproduced in any OPEN Specification, and the implementation of this OPEN Specification will require such a license.

THIS OPEN SPECIFICATION IS PROVIDED ON AN “AS IS” BASIS AND ALL WARRANTIES, EITHER EXPLICIT OR IMPLIED, ARE EXCLUDED UNLESS MANDATORY UNDER LAW. ACCORDINGLY, THE OPEN ALLIANCE AND THE CONTRIBUTING MEMBERS MAKE NO REPRESENTATIONS OR WARRANTIES WITH REGARD TO THE OPEN SPECIFICATION OR THE INFORMATION (INCLUDING ANY SOFTWARE) CONTAINED THEREIN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR PURPOSE, OR ABSENCE OF THIRD PARTY RIGHTS AND MAKE NO REPRESENTATIONS AS TO THE ACCURACY OR COMPLETENESS OF THE OPEN SPECIFICATION OR ANY INFORMATION CONTAINED THEREIN.

THE OPEN ALLIANCE AND CONTRIBUTING MEMBERS ARE NOT LIABLE FOR ANY LOSSES, COSTS, EXPENSES OR DAMAGES ARISING IN ANY WAY OUT OF USE OR RELIANCE UPON THE OPEN SPECIFICATION OR ANY INFORMATION THEREIN. NOTHING IN THIS DOCUMENT OPERATES TO LIMIT OR EXCLUDE ANY LIABILITY FOR FRAUD OR ANY OTHER LIABILITY WHICH IS NOT PERMITTED TO BE EXCLUDED OR LIMITED BY OPERATION OF LAW.

Without prejudice to the foregoing, the OPEN Specification was developed for automotive applications only. The OPEN Specification has neither been developed, nor tested for non-automotive applications.

OPEN Alliance reserves the right to withdraw, modify, or replace the OPEN Specification at any time, without notice.

Contents

1	Introduction	5
1.1	Scope	5
1.2	References	6
1.3	List of abbreviations and definitions	7
2	Test Philosophy	8
2.1	General	8
2.2	Tested EMC phenomena	9
3	Required Tests	10
3.1	RF and transient disturbances	10
3.1.1	General test conditions for RF and transient disturbances	10
3.1.2	Emission of RF disturbances.....	17
3.1.3	Immunity to RF disturbances	22
3.1.4	Immunity to transients	27
3.2	ESD	32
3.2.1	Unpowered ESD test.....	32
3.2.2	Powered ESD test	37
	Appendix A - Test circuit boards	43
A.1	RF and transient tests.....	43
A.2	ESD tests	43
	Appendix B - Required information from semiconductor manufacturer	44
	Appendix C – Recommended limits for tests	45
C.1	Emission of RF disturbances	45
C.2	Immunity to RF disturbances	46
C.3	Immunity to transients	49
C.4	ESD	49

1 Introduction

1.1 Scope

This EMC measurement specification shall be used as a standardized common scale for EMC evaluation of 1000BASE-T1 transceivers in automotive applications according to [IEEE1]. It contains recommended limits. The final judgment of the tested device is left to the customer.

This specification is not applicable for devices which are intended for use in Power over Ethernet applications.

This specification uses standard EMC test methods for ICs according to [IEC1] to [IEC5] and can be applied for stand-alone transceivers and integrated transceiver cells. In case of devices with an integrated Ethernet transceiver (e.g. SBCs), the test conditions cannot be fixed for each type of IC. Therefore, if it is possible, the test conditions of standard stand-alone transceiver should be used. The configuration of the physical layer of the Ethernet communication system is fixed in any case.

All EMC relevant pins (functions) described in this document shall be tested. If an Ethernet transceiver includes additional product specific EMC relevant pins (functions) it shall be tested as well. The test conditions and failure validation criteria shall be adapted to the definitions for stand-alone Ethernet transceiver.

1.2 References

- [IEEE1] IEEE Std. 802.3bp
- [OPEN1] OPEN ALLIANCE: IEEE 1000BASE-T1 EMC Test Specification for Common Mode Chokes
- [OPEN2] OPEN ALLIANCE: Channel and Components Requirements for 1000BASE-T1 Automotive Ethernet
- [IEC1] IEC 61967-1, Integrated circuits, Measurement of electromagnetic emissions, 150 kHz to 1 GHz – Part 1: General and definitions
- [IEC2] IEC 61967-4, Integrated circuits, Measurement of electromagnetic emissions, 150 kHz to 1 GHz – Part 4: Measurement of conducted emissions – 1 Ω /150 Ω direct coupling method
- [IEC3] IEC 62132-1, Integrated circuits, Measurement of electromagnetic immunity, 150 kHz to 1 GHz – Part 1: General and definitions
- [IEC4] IEC 62132-4, Integrated circuits, Measurement of electromagnetic immunity, 150 kHz to 1 GHz – Part 4: Direct RF power injection method
- [IEC5] IEC62215-3: Integrated circuits – Measurement of impulse immunity, Part 3: Non-synchronous transient injection method
- [IEC6] IEC 61000-4-2, Electromagnetic compatibility, Part 4-2: Testing and measurement techniques – Electrostatic discharge immunity test
- [ISO1] ISO 7637-2, Road vehicles, electrical disturbances by conduction and coupling – Part 2: Vehicles with nominal 12 V or 24 V supply voltage – Electrical transients along supply lines only

1.3 List of abbreviations and definitions

AM:	Amplitude Modulation
BIN:	MDI Test Network
BIST:	Built In Self Tests
CMC:	Common Mode Choke
CW:	Continuous Wave
DPI:	Direct Power Injection
DSO:	Digital Storage Oscilloscope
DTT:	Data Transfer Test
ECU:	Electronic Control Unit
Global pin:	Pins that can be connected direct or via external passive components to the wiring harness
GMII:	Gigabit Media Independent Interface
LPF:	Low Pass Filter
MDI:	Medium Dependent Interface
MII:	Media Independent Interface
MSE:	Mean Squared Error
PM:	Pulse Modulation
PRBS:	Pseudo Random Bit Stream
RGMII:	Reduced Gigabit Media Independent Interface
RF:	Radio Frequency
RS-FEC:	Reed Solomon Forward Error Correction
SBC:	System Basis Chip
SGMII:	Serial Gigabit Media-Independent Interface
SNR:	Signal Noise Ratio

2 Test Philosophy

2.1 General

Due to the very high communication rate of 1000BASE-T1 and the intended use of unshielded twisted pair cable for automotive applications, a high risk of EMC problems is expected. For this reason, an EMC optimization of all components of the Ethernet physical layer is required. The EMC results are influenced by different aspects:

- Ethernet transceiver software configuration (register settings)
- Ethernet transceiver itself
- MDI test network (BIN)
- layout implementation of transceiver and interface network
- other active ICs that are necessary for Ethernet communication and for function of application device (e.g. μ C)
- EMC concept of application device
- symmetry of Ethernet wire and connector
- disturbing transfer function of used test and measuring method.

For EMC tests of a 1000BASE-T1 communication system on ECU level BCI and antenna measurement are usually required test methods. But they are affected by all given aspects in parallel. An advantageous strategy for EMC optimization of the application device is to analyze the influence of each aspect separately.

This EMC measurement specification is focused on the physical layer of the Ethernet interface using standard EMC test methods for ICs. The intent of this specification is:

- a common EMC evaluation of 1000BASE-T1 transceiver for comparison purpose
- checking the EMC behavior of the transceiver in combination with different MDI test networks
- separation of emitted disturbance into disturbing source:
 - MDI pins
 - voltage supplies
 - other digital interfaces (e.g. RGMII or SGMII)
 - clock out signals
- evaluation of EMC behavior for symmetrical and unbalanced disturbances at MDI pins

2.2 Tested EMC phenomena

Derived from the EMC requirements at the application layer, tests for the following EMC phenomena are specified:

EMC phenomena	Transceiver pins	Test method
RF emission	<ul style="list-style-type: none"> – MDI – other global pins (e.g. V_{BAT} pin) – local pins such as voltage supply pins 	150 Ohm test method acc. to [IEC2]
RF immunity	<ul style="list-style-type: none"> – MDI – other global pins 	DPI test method acc. to [IEC4]
Transient immunity	<ul style="list-style-type: none"> – MDI – other global pins 	[ISO1] pulses using [IEC5]
ESD immunity	<ul style="list-style-type: none"> – MDI – other global pins 	discharge module according to [IEC6]

Table 2-1: Tested EMC phenomena and related test methods

3 Required Tests

3.1 RF and transient disturbances

3.1.1 General test conditions for RF and transient disturbances

3.1.1.1 Test conditions


The general test conditions are given below.

Parameter	Value
Battery voltage supply	$(14.0 \pm 0.2) \text{ V}$
Voltage supply, auxiliary supply	$(U_{\text{nom}} \pm 0.1) \text{ V}$
Test ambient temperature	$(23 \pm 5) \text{ C}$

Table 3-1: General test conditions

3.1.1.2 Test configuration

For testing the EMC behavior (except ESD) of Ethernet transceivers the following node to node network is used.



- | | |
|-----|---------------------------------------------------------------------------------------------------------------------------------|
| μC | Automotive microcontroller or FPGA with GMII, RGMII and SGMII interface |
| TC | Ethernet transceiver (device under test – DUT) |
| BIN | MDI test network (including DC decoupling, CMC and if used: termination, additional filter elements and ESD protection devices) |
| CN | EMC coupling network |

Figure 3-1: Basic test configuration for RF and transient tests at Ethernet transceiver

An Ethernet node consists of a microcontroller, the Ethernet transceiver and a MDI test network. Both nodes are equivalently configured to establish a full duplex Ethernet link. The link has one bidirectional connection. This connection is carried out as line impedance controlled PCB traces and not a wire connection.

The microcontroller or FPGA used for this setup implements a GMII interface which is used for configuring and monitoring the Ethernet transceiver and for generating an Ethernet test signal. If common used management interface (MDC, MDIO) is not available on the Ethernet transceiver, another interface (such as SPI) should be used. The μC is EMC decoupled from the tested transceiver (and its EMC coupling networks) using filter networks at voltage supplies and by considering specific layout requirements. A specific software implementation runs on the μC . It must be adapted to the transceiver type, especially for configuration and monitoring.

For Ethernet transceiver that supports RGMII and SGMII interface node 1 should be configured with RGMII and node 2 with SGMII. If only one interface type is implemented both nodes are configured with the same available interface (RGMII or SGMII).

If a multiport device is being evaluated, each port that is intended to be used for wired Ethernet communication must be tested. Doing this, the tested port of node 1 shall be connected with the same port of node 2 (port1 with port 1, port 2 with port 2, ...).

The Ethernet transceiver (TC) has a circuitry of external passive components according to the data sheet requirements of the semiconductor manufacturer.

Three different types of MDI test networks (BIN) shall be used for testing:

- Minimum MDI interface network (Min-BIN):
DC decoupling capacitor $\text{Cac1} = \text{Cac2} = 100 \text{ nF}$)₁ and a biasing network (if required for operation) as illustrated in Figure 3-2
 - Standard MDI interface (S-BIN):
DC decoupling capacitor $\text{Cac1} = \text{Cac2} = 100 \text{ nF}$)₁, a biasing network (if required for operation) and a CMC that fulfill the requirements of [OPEN 1] Appendix B.1 as illustrated in Figure 3-3
 - Optimized MDI interface (Opt-BIN):
DC decoupling capacitor $\text{Cac1} = \text{Cac2} = 100 \text{ nF}$)₁, a biasing network (if required for operation), a CMC that fulfill the requirements of [OPEN 1] Appendix B.1, a Low pass filter (LPF) and ESD suppression devices or terminations defined by semiconductor manufacturer as illustrated in Figure 3-4. The position of the termination within the interface network can diversity between CMC and $\text{Cac1}/\text{Cac2}$ or between Cac1 and Cac2 and MDI node. The position of ESD suppression devices within the interface network can diversity between transceiver and CMC or between Cac1 and Cac2 and MDI node.
-)₁ $\text{Cac1} = \text{Cac2} = 100 \text{ nF}$ is default value. Other values can be used if required by semiconductor manufacturer.

The S- Parameters S_{CC21} , S_{DD21} , S_{DC21} and S_{CD21} of CMC samples used during testing shall be measured according to [OPEN 1] and shall be documented in the test report.




Figure 3-2: Minimum MDI interface test network (Min-BIN)




Figure 3-3: Standard MDI interface test network (S-BIN)




Figure 3-4: Optimized MDI interface test network (Opt-BIN)

EMC coupling networks are used for coupling disturbances during immunity testing and for measuring emissions. The EMC coupling network utilized depends on the type of the pin and the test being performed, and is specified in the test configuration section for each test.

In general, all parts of the basic test configuration should be placed on one test circuit board with a minimum of 4 layers. For practical measurement optimization a separation of the test configuration into a universal host μ C board and a specific transceiver RF test board is intended. They are connected to each other via a defined enhanced GMII interface according to Figure 3-5. Especially the transceiver RF test

board has to be in line with definitions of [IEC1], [IEC2], [IEC3] and [IEC4]. For more information regarding the test boards see Appendix A.




Figure 3-5: Arrangement of host μ C board and transceiver RF test board

3.1.1.3 Definitions for Ethernet test communication and software configuration of transceiver

The Ethernet test communication signals for 1000 Mbit/s communication rate in full duplex mode are defined as:

Topic	Content
Software	<p>MDI relevant configuration for tests in active mode (normal mode):</p> <ul style="list-style-type: none"> – 1000BASE-T1 full duplex – Automatic Polarity Detection enabled – Driver strength maximum - default (if configurable) – Transceiver configuration specified by semiconductor manufacturer)₁ (to be documented in the test report) – Data frame transmission initiate by host controller <ul style="list-style-type: none"> ○ Protocol type TCP/IP 0x800 ○ packet size minimum 1014 bytes ○ cycle time 25μs (minimum 20 % bus load) ○ payload data 0x5A – Data frame transmission initiate by 1000BASE-T1 transceiver itself <ul style="list-style-type: none"> ○ Activation of internal BIST or PRBS test with maximum possible performance <p>MDI relevant configuration for tests in low power mode (sleep or standby mode):</p> <ul style="list-style-type: none"> – Transceiver configuration as specified by semiconductor manufacturer)₁ (to be documented at test report) <p>MII relevant configuration:</p> <ul style="list-style-type: none"> – Transceiver configuration as specified by semiconductor manufacturer)₁ – (e.g. GMII driver strength, to be documented at test report) <p>Note 1:)₁: Configuration as specified by semiconductor manufacturer in datasheet, application note or comparable documentation.</p>

Table 3-2: Definition for software configuration

For additional tests, especially in combination with optimized BIN, other configurations for reduction of emission or improvement of immunity can be used. For all combinations tested, Ethernet communication must be possible over 15 m of UTP cable and 4 standard inline connectors in the absence of disturbers. The transceiver configuration data necessary for standard and, if used, for EMC optimized configuration must be supplied by the semiconductor manufacturer. It must be documented in detail (register write data and order of writing) in the test report.

3.1.1.4 Evaluation of system immunity

A malfunction test and a damage test are required to evaluate system immunity. The malfunction test examines function status class A while the damage test examines function status classes C and D (see Table 3-3).

3.1.1.4.1 Malfunction test

A malfunction test is required to be performed after a link is established between two test transceivers (normal mode) or the transceivers are set into low power mode, if available. The following criteria will be evaluated:

- Evaluation during immunity tests for tests in normal mode (I-n)
 - read out of all available error registers for the transceiver. At a minimum the register information for Link error and CRC error should be examined.
Note 1: If no read out of required error registers at the transceiver is possible, the error validation shall be implemented into the microcontroller software in comparable way.
 - Data Transfer Test
 - For data frame transmission initiate by host controller: Data Transfer Test (DTT) error detection by microcontroller software application (checking of all transferred data between the two nodes of the test network)
 - For Data frame transmission initiate by 1000BASE-T1 transceiver itself: error check for BIST or PRBS test
 - If available for tested transceiver, read out and documentation of all available registers for indication of SNR value (e.g. signal quality indicator or MSE value)
Note 2: This data should be used for information only. Actually there is no immunity requirement with limit is defined.
 - If available for tested transceiver, read out and documentation of available registers for indication of RS-FEC events
Note 2: This data should be used for information only. Actually there is no immunity requirement with limit is defined.
- Evaluation during immunity tests for tests in low power mode (I-lp)
 - Check indication for wakeup
- Evaluation after immunity tests for tests in normal mode (II-n)
 - Read out of transceiver configuration registers and comparison with initial state

3.1.1.4.2 Damage test

A damage test related to functional status class D means that one or more functions of a transceiver do not perform as designed during exposure and do not return to normal operation until exposure is removed and the transceiver is reset by simple "operator/use" action (e.g. restart by GMII interface). No physical damage of transceiver occurs.

The following evaluation criteria have to be used for detection of a physical damage:

- Evaluation criterion 1: Evaluation of current consumption at voltage supply input(s) of tested transceiver after damage test. Any change of more than $\pm 5\%$ of the initial value indicates a damage of the tested pin.
- Evaluation criterion 2: Evaluation of functionality of tested transceiver after damage test and reset by simple "operator/use", if necessary.
- Evaluation criterion 3: The characteristic curve of pin voltage versus pin current of the tested pin to GND pin must be measured using a Semiconductor Parameter Analyzer. If possible the maximum current and voltage level used for characteristic curve measurement should be indicating the break down voltage of the internal ESD structure. Commonly used voltages are $\pm (50 \text{ to } 70) \text{ V}$ and $\pm (0.5 \text{ to } 5) \text{ mA}$. Any change of more than $\pm 5\%$ of the maximum used voltage or current indicates a damage of the tested pin.




Figure 3-6: Example for maximum deviation definition at characteristic curve measurement

3.1.1.4.4 Resulting status classes

The test results shall be related to function status class A or C using the definitions of Table 4.

Resulting status class	Comment
A	– no error occurred during exposure (I-n / I-lp)
A1	– no Link error occurred during exposure
A2	– no CRC error and DDT error occurred during exposure
A3	– no unwanted wake-up caused by ESD discharges during exposure, proper wake-up functionality and correct change into normal mode on request during exposure
C	<ul style="list-style-type: none"> – error occurred during exposure (I-n) – no error after exposure (A) – no change of internal transceiver configuration (II) – system comes back into proper operation automatically
D	<ul style="list-style-type: none"> – error occurred during exposure (I-n) – error occurred after exposure (I-n) or change of internal transceiver configuration (II) – system does not come back into proper operation automatically until exposure is removed and the transceiver is reset by simple "operator/use" action (e.g. power off/on) – no physical damage of IC occurs (according to section 3.1.1.4.2)

Table 3-3: Definition for immunity status classes


The failure validation applies to both transceivers of the node to node test network. As soon as at least one transceiver in the network fulfils the fault criteria, the error event for this test has occurred.

3.1.2 Emission of RF disturbances

3.1.2.1 Test configuration

For measuring RF emissions the basic test configuration given in Figure 3-1 is used. The EMC coupling networks are defined for the 150 Ohm RF voltage measurement at the MDI, voltage supply pins and other global pins.


For each Ethernet link a symmetrical measuring network given in Figure 3-7 is used. The difference between symmetrical passive components C_1 and C_2 as well as R_1 and R_2 must be less than or equal to 0.1 %, which can be confirmed by measurement.



Comment: The resistors $R_{1(2)}$ ($120\ \Omega$) in series with [R_{m1} ($51\ \Omega$) parallel to R_i ($50\ \Omega$)] and in combination with capacitors $C_{1(2)}$ represent the 150 Ohm RF voltage measurement network.

Figure 3-7: RF emission measuring network for Ethernet link


The emission at each voltage supply pin of the transceiver, which is connected to the application device voltage supply, must be measured using the network given in Figure 3-8. The central voltage V_x (V_x represents different possible voltage supply domains) is RF decoupled from the transceiver pin with an inductor $L_x = 4.7\ \mu\text{H}$. The decoupling capacitor C_{dec} or multi-stage filter – according to data sheet definitions – is placed directly at the transceiver pin.



Comment: The resistor R_x ($120\ \Omega$) in series with [R_{mx} ($51\ \Omega$) parallel to R_i ($50\ \Omega$)] and in combination with capacitor C_x represent the 150 Ohm RF voltage measurement network.

Figure 3-8: RF emission measuring network for voltage supply pins

The emission at other global pins of the transceiver, which can be connected to wiring harness, must be measured using the network given in Figure 3-9. The decoupling capacitor C_{dec} or multi-stage filter – according to data sheet definitions – is placed directly at the transceiver pin.



Comment: The resistor R_x ($120\ \Omega$) in series with [R_{mx} ($51\ \Omega$) parallel to R_i ($50\ \Omega$)] and in combination with capacitor C_x represent the $150\ \Omega$ RF voltage measurement network.

Figure 3-9: RF emission measuring network for other global pins

3.1.2.2 Test setup

The measurement of the RF disturbances emission of the transceiver should be carried out according to Figure 3-10 in the frequency domain according to [IEC1] and [IEC2].




Figure 3-10: Test setup for measurement of RF disturbances

Test equipment requirements:

RF Analyzer:	Spectrum analyzer or measuring receiver according to [IEC1]
Test board:	according to Appendix A
External voltage supply	

The insertion losses (S21 measurement) of the respective transceiver signal pad to the ports EMI1 through EMIx of the test board (without transceiver) shall be measured and documented in the test report.

3.1.2.3 Test procedure and parameters

For characterization of the emission the following test parameters listed in Table 3-4 shall be applied. The results shall be presented as a diagram in the test report.

Mode	Coupling			
	Port	Pin	MDI test network (BIN)	Parameter coupling
normal mode / with Ethernet test communication (and/or activated PRBS test or BIST) ?	EMI1	MDI P / N	minimum	symmetric
			standard	symmetric
				+/- 1.25 % unbalance) ₁
				+/- 2.5 % unbalance) ₁
			optimized	Symmetric
				+/- 1.25 % unbalance) ₁
				+/- 2.5 % unbalance) ₁
	EMIx	voltage supplies V _x at node configured with RGMII	optimized	pin circuit according to data sheet or application hints
		voltage supplies V _x at node configured with SGMII		
	EMIx	other global pins at node configured with RGMII	optimized	pin circuit according to data sheet or application hints

)₁ To adjust the unbalance of coupling, the resistance values of the two coupling resistors R₁ and R₂ shall be changed according to Table 3-5.

Table 3-4: Required emission measurements

	R1 [Ω] (MDI P)	R2 [Ω] (MDI N)
Symmetry	120	120
+ 1.25 % unbalance	121	119.5
- 1.25 % unbalance	119.5	121
+ 2.5 % unbalance	121	118
- 2.5 % unbalance	118	121

Table 3-5: Combination of resistors for tests at MDI pins

The settings of the spectrum analyzer or measuring receivers are given in Table 3-6.

Measuring equipment	Spectrum analyzer	Measuring receiver
Measurement unit	dB μ V	
Detector	Peak	
Frequency range	0.15 to 2750 MHz	
Resolution bandwidth (RBW)		
150 kHz to 30 MHz:	10 kHz	9 kHz
30 MHz to 2750 MHz:	100 kHz	120 kHz
Video bandwidth (VBW)	> 3 x RBW	-
Numbers of passes	10 (max hold)	1
Measurement time per step	-	≥ 1 ms
Frequency sweep time	≥ 20 s	-
Frequency step width	-	≤ 0.4 x RBW

Table 3-6: Settings for measurement device

Recommended limits for evaluation are given in Appendix C.1.

3.1.3 Immunity to RF disturbances

3.1.3.1 Test configuration

For testing the RF immunity of the MDI interface the basic test configuration given in Figure 3-1 is used. The EMC coupling network for the DPI test method are defined at MDI and other global pins.

The symmetrical coupling network given in Figure 3-11 is used when testing the Ethernet link. The difference between symmetrical passive components C_1 and C_2 as well as R_1 and R_2 must be less than or equal to 0.1 %, which can be confirmed by measurement.




Figure 3-11: DPI test network for Ethernet link

The coupling network shown in Figure 3-12 is used when testing RF immunity of other global pins of the transceiver. The decoupling capacitor C_{dec} or multi-stage filter – according to data sheet definitions – is placed directly at the transceiver pin.




Figure 3-12: DPI test network for other global pins

3.1.3.2 Test setup

For testing the RF immunity of the transceiver using the DPI test method according to [IEC3] and [IEC4] the test setup given in Figure 3-13 is used.




Figure 3-13: Test setup for RF immunity testing

Test equipment requirements:

RF Generator:	$f = 1 \text{ MHz} - 1000 \text{ MHz}$, modulation AM and PM
RF Amplifier:	$P_{CW} \geq 10 \text{ W}$
RF Power meter with directional coupler:	$f = 1 \text{ MHz} - 2000 \text{ MHz}$
Test board:	according to Appendix A
DSO	
External voltage supply	
Control PC	
Semiconductor parameter analyzer:	used for I/V measurement after damage test

The insertion losses (S_{21} measurement) of ports RF1 through RFx to the respective transceiver signal pad of the test board (without transceiver) shall be measured and documented in the test report.

3.1.3.3 Test parameters

To determine the immunity of the transceiver against narrow-band disturbances (defined in [IEC3]) tests with the test parameters given in Table 3-7 shall be carried out.

	Parameters	
Frequency [MHz]	Range	Step
	1 to 10	0.25
	10 to 100	1
	100 to 200	2
	200 to 400	4
	400 to 2000	10
Presentation of immunity	Immunity threshold curve with forward power as the parameter	
Minimum forward power	10 dBm	
Maximum forward power	36 dBm in general (39 dBm for MDI with S-BIN and Opt-BIN)	
Power step size	0.5 dB	
Power control procedure	<p>Searching for malfunction while power is increased. A combined control procedure to reduce the measurement time can be used.</p> <p>Example procedure for each frequency:</p> <ol style="list-style-type: none"> 1. Start with maximum forward power or with the power of immunity for the last frequency 2. Test with half power in each case of malfunction but don't use power level below the minimum forward power 3. increase the power by power step size to malfunction 	
Dwell time	1 s	
Modulation	<p>f = 1 MHz to 1000 MHz: CW</p> <p>f = 1 MHz to 800 MHz: AM 80 %, 1 kHz)₁</p> <p>f = 800 MHz to 2000 MHz: PM 217Hz, ton 577μs)₁</p>	

)₁ use peak conversation for the forward power ($\hat{P}_{Modulation} = \hat{P}_{CW}$) according to [IEC3]

Table 3-7: Test parameters for DPI tests

3.1.3.5 Test procedure

3.1.3.5.1 Malfunction test

The malfunction tests (function status class A) are to be carried out and documented according to the scheme given in Table 3-8.

Mode	Coupling				Failure validation class A Error / Function			
	Port	Pin	MDI test network (BIN)	Parameter coupling	CRC / Link / DTT	SNR indication) ₇	Sum) ₄	Wake up
normal mode / with Ethernet test communication	RF1	MDI P / N	minimum) ₂	symmetric			X	
			standard) ₃	symmetric			X	
				+/- 1.25% unbalance) ₁			X	
				+/- 2.5% unbalance) ₁	X / X / X		X	
			optimized) ₃	symmetric		X	X	
				+/- 1.25% unbalance) ₁		X	X	
				+/- 2.5% unbalance) ₁			X	
	RFx	other global pins	standard or optimized) ₂	pin circuit according to data sheet or application hints			X	
low power mode / test of wanted wakeup) _{5,6}	RF1	MDI P / N	minimum) ₂	symmetric				X
			standard) ₃	symmetric				X
				+/- 1.25% unbalance) ₁				X
				+/- 2.5% unbalance) ₁				X
			optimized) ₃	symmetric				X
				+/- 1.25% unbalance) ₁				X
				+/- 2.5% unbalance) ₁				X
				X				
low power mode / test of unwanted wakeup) ₅	RF1	MDI P / N	minimum) ₂	symmetric				X
			standard) ₃	symmetric				X
				+/- 1.25% unbalance) ₁				X
				+/- 2.5% unbalance) ₁				X
			optimized) ₃	symmetric				X
				+/- 1.25% unbalance) ₁				X
				+/- 2.5% unbalance) ₁				X
				X				

X A test shall be performed.

)₁ To adjust the unbalance of coupling the resistance values of the two coupling resistors R1 and R2 shall be changed according to Table 3-5.

)₂ Test shall be done with CW and modulation (AM, PM), maximum test power 36 dBm.

)₃ Test shall be done only with modulation (AM, PM), maximum test power 39 dBm.

)₄ Sum error: CRC, Link and DTT evaluated in parallel.

-)₅ Test to wanted or unwanted wake up or Ethernet signal activity detection, depending on implemented function.
-)₆ One node is set to low power mode, second node sends periodically signal to be detected as wakeup by node in low power mode.
-)₇ Documentation of SNR value (e.g. signal quality indicator or MSE value), if implemented. Test should be done for information only. There is no immunity limit defined.

Table 3-8: Required DPI tests for malfunction test

For each test an immunity threshold curve with the forward power as the parameter has to be carried out and has to be presented in the test report in a diagram.

Recommended limits for evaluation are given in Appendix C.2.

3.1.3.5.2 Damage test

The damage tests are to be carried out and documented according to the scheme given in Table 3-9. The fault criteria are evaluated after each single test. All tests shall be done only with modulation (AM, PM).

Mode	Coupling				Failure validation class
	Port	Pin	MDI test network (BIN)	Parameter coupling	
normal mode / with Ethernet test communication	RF1	MDI P / N	standard or optimized	symmetric	C or D must be stated as test result
	RFx	other global pins	standard or optimized	pin circuit according to data sheet or application hints	

Table 3-9: Required DPI tests for damage test

Recommended limits are given in Appendix C.2.

3.1.4 Immunity to transients

3.1.4.1 Test configuration

For testing the immunity against transients at the MDI interface the basic test configuration given in Figure 3-1 is used. The EMC coupling networks are defined for the direct capacitive coupling (DCC) defined at MDI and other global pins.

The symmetrical coupling network given in Figure 3-14 is used when testing the Ethernet link. The difference between symmetrical passive components C_1 and C_2 as well as R_1 and R_2 must be less than or equal to 0.1 %, which can be confirmed by measurement.




Figure 3-14: Transient test network for Ethernet link

The coupling network shown in Figure 3-15 is used when testing transient immunity of other global pins of the transceiver. The decoupling capacitor C_{dec} or multi-stage filter – according to data sheet definitions – is placed directly at the transceiver pin. If coupling to VBAT pin, the coupling capacitor C_x has to be replaced by a reverse protection diode.




Figure 3-15: Transient test network for other global pins

3.1.4.2 Test setup

For testing the transient immunity of the transceiver using the DCC test method according to [IEC5] the test set-up given in Figure 3-16 is used.




Figure 3-16: Test setup for transient immunity testing

Test equipment requirements:

Test pulse generator:	according to [ISO1]
Test board:	according to Appendix A
DSO	
External voltage supply	
Control PC	
Semiconductor parameter analyzer:	used for I/V measurement after damage test

3.1.4.3 Test parameters

To prove transceiver immunity against transient tests with standard pulses (defined in [ISO1]) tests with parameters given in Table 12 shall be carried out.

Test pulse) ₁	Pulse repetition frequency [Hz] (1/T ₁) ₁	Test duration) ₃ [s]	R _i [Ω]	Remarks
1) ₂	2	600 / 60 / 5	10	Battery shall be off only during the pulse
2a	2		2	
3a	10000		50	
3b	10000		50	

)₁ according to [ISO1]

)₂ parameters for 12 V-Systems

)₃ 600 s for damage test, 60 s for malfunction test result validation (maximum achieved test level), 5 s for malfunction test at every voltage step

Table 3-10: Parameters for transient malfunction and damage test

As a test result, the respective peak voltage values of each standard pulse (see [ISO1]) shall be documented for the immunity of the Ethernet system. The maximum test values are given in Table 3-11.

Test pulse	V _s [V]
1	- 100
2a	+ 75
3a	- 150
3b	+ 100

Table 3-11: Maximum test voltages for transient malfunction and damage test

For malfunction tests, the amplitudes of the standard impulses shall be increased up to the malfunction or up to the respective maximum test voltage is reached with an increment of 10 V. For every voltage level, a minimum dwell time of 5 s is required. The maximum voltage level for the immunity achieved in this case shall be proven with a dwell time of 60 s.

For damage test, the test amplitude shall applied 600 s for each test case.

3.1.4.4 Test procedure

3.1.4.4.1 Malfunction test

The malfunction tests (function status class A) are to be carried out and documented according to the scheme given in Table 3-12.

Mode	Coupling				Failure validation class A				
	Port	Pin	MDI test network (BIN)	Parameter coupling	CRC	Link	DTT	Sum) ₁	Wake up
normal mode / with Ethernet test communication	IMP1	MDI P / N	minimum	symmetric				X	
			standard	symmetric	X	X	X	X	
			optimized	symmetric				X	
	IMPx	other global pins	standard or optimized	pin circuit according to data sheet or application hints				X	
low power mode / test of wanted wakeup) _{2,3}	IMP1	MDI P / N	minimum	symmetric					X
			standard	symmetric					X
			optimized	symmetric					X
low power mode / test of unwanted wakeup) _{2,3}	IMP1	MDI P / N	minimum	symmetric					X
			standard	symmetric					X
			optimized	symmetric					X

X A test shall be performed.

)₁ Sum error: CRC, Link and DTT evaluated in parallel

)₂ Test to wanted or unwanted wake up or Ethernet signal activity detection, depending on implemented function

)₃ One node is set to low power mode, second node sends periodically signal to be detected as wakeup by node in low power mode.

Table 3-12: Required transient tests for malfunction test

For malfunction tests, no limits are recommended. The results are only for information purpose.

3.1.4.4.2 Damage test

The damage tests are to be carried out and documented according to the scheme given in Table 3-13. The fault criteria are evaluated after each single test.

Mode	Coupling				Failure validation class
	Port	Pin	MDI test network (BIN)	Parameter coupling	
normal mode / with Ethernet test communication	IMP1	MDI P / N	standard or optimized	symmetric	C or D must be stated as test result
	IMPx	other global pins	standard or optimized	pin circuit according to data sheet or application hints	

Table 3-13: Required transient tests for damage test

Recommended limits are given in Appendix C.3.

3.2 ESD

3.2.1 Unpowered ESD test

3.2.1.1 Test configuration

For testing the immunity of the unpowered transceiver against ESD, a damage test of the MDI pins and other global pins is required. The basic test configuration is given in Figure 3-17.




Figure 3-17: Basic test configuration for ESD tests at unpowered Ethernet transceiver

For the transceiver and MDI test network the same definitions are valid as stated for RF and transient testing (see section 3.1.1.2). For evaluation of damage to the transceiver a functional test and a measurement of the I/V characteristic curve of the tested pin to GND are performed after applying each ESD discharge. The ESD coupling shall be implemented in a direct galvanic way by using a contact discharge module according to [IEC6] ($C = 150 \text{ pF}$, $R = 330 \Omega$). For this purpose, the discharge points DP – carried out as rounded vias in the layout of the ESD test board – are directly connected by traces with a length between 25 mm and 30 mm to the MDI test network or other global pins according to Figure 3-18.




Figure 3-18: Direct ESD test network for Ethernet link

Special environmental conditions:

The requirements of [IEC6] climatic environmental conditions shall be fulfilled.

3.2.1.2 Evaluation of transceiver immunity

See section 3.1.1.4.2.

3.2.1.3 Test setup

For testing ESD immunity of an unpowered transceiver, tests according to [IEC6] shall be performed. The test setup is shown in Figure 3-19 and Figure 3-20.




Figure 3-19: Test setup for unpowered ESD tests – principal arrangement

The ground plane with a minimum size of 0.5 m x 0.5 m represents the reference ground plane for the ESD test set-up and shall be connected to protective earth of the electrical grounding system of the test laboratory. The ESD test generator ground return cable shall be directly connected to this reference plane. The metallic test fixture positions the ESD test board and directly connects the ESD test board ground plane to the reference ground plane. The connections are made by surface contacts and must have a low impedance ($R < 25 \text{ m}\Omega$). This surface connection should have a contact area of at least 4 cm^2 . Copper tapes can be used in addition. On testing the tip of the ESD test generator discharge module shall be directly contacted with one of the discharge points of the ESD test board.

For the evaluation of proper functionality of tested transceiver after each single test a specific test extension frame according to Figure 3-20 may be used for this purpose for contacting the ESD test board.

Test equipment requirements:

ESD test generator:	according to [IEC6]; contact discharge unit with discharge capacitor 150 pF and discharge resistor 330 Ω
ESD test board:	according to Appendix A
Second Ethernet node system:	used as Ethernet link partner for functional validation after ESD test
Semiconductor parameter analyzer:	used for I/V measurement after ESD test




Figure 3-20: Unpowered ESD tests – test setup, stimulation and monitoring for functional validation after ESD test

3.2.1.4 Test parameters

To determine transceiver immunity against ESD, damage tests according to [IEC6] shall be done for every required pin with the parameters given in Table 3-14.

	Parameters
Type of discharge	contact
Discharge circuit	$R = 330\ \Omega$, $C = 150\ \text{pF}$ [IEC6]
Discharge voltage levels	1 kV to $V_{\text{ESD_damage}}$ (max. 15 kV)
Discharge voltage steps	1 kV
Test procedure	<ol style="list-style-type: none"> 1. Perform a reference test for function and a reference measurement for the I/V characteristic curve (pin to GND) on all pins to be tested. 2. Perform 3 discharges with positive polarity on discharge pad DP1 (MDI P) with 5 s delay between the discharges. 3. Connect the pin or discharge pad to the ground reference plane via a $1\ \text{M}\Omega$ resistor to ensure zero potential on the pin. 4. Perform failure validation 5. Repeat steps 2 through 4 on discharge pad DP2 (MDI N) and all other discharge pads if present (global pins X). 6. Repeat steps 2 through 5 using a discharge with negative polarity. 7. Repeat steps 2 through 6 using the next discharge voltage level until all tested pins are damaged.
Failure validation	Damage test to function status class D
MDI test network (BIN)	<ul style="list-style-type: none"> – none (discharge directly to the IC pins) – standard – optimized

Table 3-14: Test parameters and required tests for unpowered ESD

The test shall be done at the specified ESD test voltages with a minimum of 3 transceivers.

The failure validation (functional test and V/I characteristic measurement) is to be carried out on a soldered transceiver. A specific test extension frame or IC adapter may be used for the purpose of contacting all necessary pins.

3.2.1.5 Test procedure for damage test

The damage tests are to be carried out and documented according to the scheme given in Table 3-15. The fault criteria are evaluated after each single test.

Coupling				Failure validation class
Points	Pin	MDI test network (BIN)	Parameter coupling	
DP1,2	MDI P / N	none (discharge direct to IC pins)	direct, contact discharge	D
		standard	direct, contact discharge	
		optimized	direct, contact discharge	
DPx	other global pins	standard or optimized	direct, contact discharge, external pin circuit according to data sheet or application hints	

Table 3-15: Required tests for unpowered ESD

Recommended limits are given in Appendix C.4.

3.2.2 Powered ESD test

3.2.2.1 Test configuration

For testing the immunity of the powered transceiver against ESD, a combination of damage test and malfunction test of the MDI pins is required. The basic test configuration is given in Figure 3-21.




Figure 3-21: Basic test configuration for ESD tests at powered Ethernet transceiver

For the transceiver and MDI test network the same definitions are valid as stated for RF and transient testing (see section 3.1.1.2).

The symmetrical ESD coupling network given in Figure 3-22 is used when testing the Ethernet link. The difference between symmetrical passive components C_1 and C_2 must be less than or equal to 1 %. For matching of resistors R_1 and R_2 must be less than or equal to 0.1 %, which can be confirmed by measurement.




Figure 3-22: Indirect ESD test network for Ethernet link

The resistor R_3 prevents a static pre-charge of the coupling network to GND. All used resistors of the ESD coupling network shall be specified as ESD-robust up to the maximum used discharge voltage level. The specified peak voltage of used capacitors shall be at least 3 kV.

All other definitions of section 3.2.1.1 are valid.

3.2.2.2 Evaluation of transceiver immunity

See section 3.1.1.4.2.

3.2.2.3 Test setup

For testing ESD immunity of powered transceiver, tests according to Figure 3-23 and Figure 3-24 shall be performed.




Figure 3-23: Test setup for powered ESD tests – principle arrangement

The ESD generator ground return cable shall be directly connected to ground plane of the powered ESD test board. This point shall be connected to protective earth of the electrical grounding system of the test laboratory. An optional ground plane with a minimum size of 0.5 m × 0.5 m can be used but shall be also connected to protective earth.

Test equipment requirements:

ESD test generator:	according to [IEC6]; contact discharge module with discharge capacitor 150 pF and discharge resistor 330 Ω
ESD test board:	according to Appendix A
Host μ C board:	according to Appendix A
Semiconductor parameter analyzer:	used for I/V measurement after ESD discharge




Figure 3-24: Test setup for powered ESD tests – stimulation and monitoring

3.2.2.4 Test parameters

To determine the immunity against ESD of the powered transceiver, tests according to [IEC6] shall be done for the MDI pins with the parameters given in Table 3-16.

	Parameters
Type of discharge	contact (to indirect ESD discharge point DP IND)
Discharge circuit	$R = 330\ \Omega$, $C = 150\ \text{pF}$ [IEC6]
Discharge voltage levels	0.5 kV to 8 kV
Discharge voltage steps	0.5 kV, 1 kV (starting at 1 kV)
Test procedure	<ol style="list-style-type: none"> 1. Disconnect DUT from power supply. 2. Perform a reference measurement for the I/V characteristic curve (pin to GND) on all pins to be tested. 3. Connect DUT to power supply and set it to low power mode with Ethernet test communication. 4. Perform 3 discharges with positive polarity on discharge pad DP IND with 5 s delay between the discharges with evaluation of function status classes according to Table 3-17 during test. 5. Send wake-up signal by counterpart node and check for proper wake-up function 6. Set DUT to normal mode with Ethernet test communication. 7. Perform a reference test for proper function. 8. Perform 3 discharges with positive polarity on discharge pad DP IND with 5 s delay between the discharges with evaluation of function status classes according to Table 3-17 during test. 9. Disconnect DUT from power supply. 10. Connect the pin or discharge pad to the ground reference plane via a $1\ \text{M}\Omega$ resistor to ensure zero potential on the pin. 11. Perform the I/V characteristic curve measurement (tested pin to GND) and failure validation. 12. Repeat steps 3 through 11 using a discharge with negative polarity.

Table 3-16: Test parameters and required tests for powered ESD

The test shall be done at the specified ESD test voltages with a minimum of 3 transceivers.

3.2.2.5 Test procedure for combined malfunction and damage test

The tests are to be carried out and documented according to the scheme given in Table 3-17. The fault criteria are evaluated after each single test.

Coupling				Failure validation class	
Point	Pin	MDI test network (BIN)	Parameter coupling	Normal mode	Low power mode
DP IND	MDI P / N	standard or optimized	indirect, contact discharge	A1) ₁ , A2) ₂ , C or D must be stated as test result	A3) ₃ must be stated as test result

)₁ A1: no Link error occurred

)₂ A2: no CRC error and DDT error occurred

)₃ A3: no unwanted wake-up caused by ESD discharges, proper wake-up functionality and correct change into normal mode on request

Table 3-17: Required tests for powered ESD

Recommended limits are given in Appendix C.4.

Appendix A - Test circuit boards

A.1 RF and transient tests

A printed circuit board shall be used for RF and transient tests with the used node to node network. To ensure good RF parameters of the coupling and measuring networks, a PCB with at least four layers should be used. The length of the coupling paths on the test board should be kept as short as possible. The insertion losses of the DPI coupling ports as well as the 150 Ohm emission ports to the respective transceiver signal pads of the test board shall be measured and documented in the test report.

A.2 ESD tests

For powered ESD tests the test circuit board shall be in-line with the definitions of test board for RF and transient tests. It should be modified for the coupling network at MDI to avoid any disruptive discharge from the coupling network to ground plane at a test voltage of 15 kV.

For unpowered ESD tests a printed circuit board shall be used. A four-layer construction of the PCB shall be chosen with extensive ground area. The pads for the discharge points DPx are to be carried out in such a way that a safe contact to the discharge tip of the testing generator is guaranteed. The passive components of the minimal wiring network shall be placed in direct proximity of the transceiver.

The insulation distance between the signal lines and pads of the passive components and the extensive ground area should be chosen in such a way, that a disruptive discharge at a test voltage of 8 kV is impossible at these points.

Further requirements apply to the ESD test board:

Trace length between pads MDI test network and discharge point:	25 mm – 30 mm
Track width of the conducting path:	0.254mm (10 mil)
Substrate material:	FR4
Thickness substrate:	1.5 mm

The test adapter used for functional and leakage current examination makes direct contacting of the transceiver pins possible.

Appendix B - Required information from semiconductor manufacturer

The following information is required for setting up and doing the EMC tests at 1000BASE-T1 transceivers and shall be supported by the semiconductor manufacturer:

- test circuit for typical application of transceiver according to section 3.1.1.2 (standard MDI test network)
- software configuration data for setting the transceiver in typical application according to section 3.1.1.3
- detailed information for data transmission and error register read out activity.

The following additional information should be supported by the semiconductor manufacturer, if available or needed respectively:

- EMC optimized test circuit (optimized MDI test network and optimized filter or supplier specific filter at voltage supply pins)
- information for ESD protection devices
- layout application hints or equivalent layout requirements
- software configuration data for setting the transceiver in EMC optimized state.

Appendix C – Recommended limits for tests

C.1 Emission of RF disturbances

For evaluation of RF emissions at the MDI, other global pins and voltage supply pins the limits given in Figure C-1 and Figure C-2 are recommended. The required limit class depends on the application conditions (e.g. usage of unshielded twisted pair cable or shielded twisted pair cable for the Ethernet link) and will be defined by the customer.




Figure C-1: Recommended limits for RF emission for MDI and other global pins




Figure C-2: Recommended limits for RF emission for local pins

C.2 Immunity to RF disturbances

For evaluation of RF immunity of the MDI and other global pins the limits given in Figure C-3 and Figure C-4 for damage tests and Figure C-5 and Figure C-6 for malfunction tests are recommended. The required limit class depend on the application conditions (e.g. usage of unshielded twisted pair cable or shielded twisted pair cable for the Ethernet link) and will be defined by the customer.

Limits RF Immunity DPI Test Method - Damage
RF coupling: MDI

MDI				
[MHz]	Limit class I	Limit class II	Limit class III	Limit class IV
1	12	15	18	21
8	30	33	36	39
88	30	33	36	39
1000	24	27	30	33
2000	22,25	25,25	28,25	31,25




Figure C-3: Recommended limits for RF immunity damage tests MDI

Limits RF Immunity DPI Test Method - Damage
RF coupling: global pins other FFUs

Global Pins under FFUs	
[MHz]	Limit class I
1	15
8	33
88	33
1000	27




Figure C-4: Recommended limits for RF immunity damage tests global pins other FFUs

Limits RF Immunity DPI Test Method - Malfunton
RF coupling: MDI

MDI				
[MHz]	Limit class I	Limit class II	Limit class III	Limit class IV
1	12	15	18	21
8	30	33	36	39
88	30	33	36	39
1000	24	27	30	33
2000	22,25	25,25	28,25	31,25




Figure C-5: Recommended limits for RF immunity malfunction tests MDI

Limits RF Immunity DPI Test Method - Malfunton
RF coupling: global pins other FFUs

Global Pins under FFUs	
[MHz]	Limit class I
1	15
8	33
88	33
1000	27




Figure C-6: Recommended limits for RF immunity malfunction tests global pins other FFUs

C.3 Immunity to transients

For evaluation of transient immunity of the MDI and other global pins only limits for damage are recommended:

Test pulse	V_s [V]
1	- 100
2a	+ 75
3a	- 150
3b	+ 100

Table C-1: Recommended voltage levels for transient immunity to damage

C.4 ESD

For ESD immunity to damage of the MDI with standard or optimized BIN in powered and unpowered mode and other global pins in unpowered mode +/- 6 kV ESD test voltage is recommended.

For ESD immunity tests of the MDI with standard or optimized BIN in powered mode to function status class A1 (no Link error) and A3 (no unwanted wake-up caused by ESD discharges, proper wake-up functionality and correct change into normal mode on request) +/- 3 kV ESD test voltage is recommended.

=== END OF DOCUMENT ===